Design & Reuse
arrow A/D Converter (ADC) (519)
arrow Amplifier (103)
arrow Analog Comparator (16)
arrow Analog Filter (27)
arrow Analog Front Ends (37)
arrow Analog Multiplexer (3)
arrow Analog Subsystems (5)
arrow Clock Synthesizer (90)
arrow D/A Converter (DAC) (213)
arrow DC-DC Converter (99)
arrow DLL (743)
arrow Oscillator (337)
arrow Oversampling Modulator (8)
arrow PLL (1737)
arrow Power Management (915)
arrow RF Modules (91)
arrow Sensor (62)
arrow Sensors and Monitors (88)
arrow Temperature Sensor (135)
arrow Other (266)
138 IP
51
1.0
Power On Reset
The OT0403 is a CMOS general purpose POR for 3.3V. It provides a minimum 8uS reset pulse with power rise times of 0 to infinity. It also provide a bro...
52
1.0
GSMC 0.18um Voltage Detector
The present IP is a Voltage Detector (VDT) circuit. Its power supply is 2.7v~3.6v....
53
1.0
GSMC 0.18um Voltage Detector
The present IP devise a Voltage Detector (VDT) circuit. With the help of a 1.2v input reference, it detects both 3.3v and 1.8v input voltages and it w...
54
1.0
GSMC 0.18um Voltage Detector
This IP is a Voltage Detector (VDT) circuit for power management application. When the supply voltage (AVDD33) increases above the detection level (VT...
55
1.0
GSMC 0.18¦Ìm 1.8v/3.3v Power Switch
The GSMC18_PSW_02 is a PMOS power switch between the main power supply and circuit cell. Its RON is 1ohm....
56
1.0
Over-voltage Protection Module to handle direct connection of voltage regulators to a 5V battery using standard 1.8V devices in GF 22FDX
OPM-G2-1.9-5.5-1.8.01_GF_22_FDX is an Over-voltage Protection Module for regulators in GF 22FDX that handles direct connection of voltage regulators t...
57
1.0
Over-voltage Protection Module to handle direct connection of voltage regulators to a 5V battery using standard 2.5V OD 3.3V devices in TSMC 22uLL
OPM-G2-1.8-5.5-2.6.01_TSMC_22_ULL is an Over-voltage Protection Module for regulators in TSMC 22ULL that handles direct connection of voltage regulato...
58
1.0
Over-voltage Protection Module to handle direct connection of voltage regulators to a 5V battery using standard 2.5V OD 3.3V devices SMIC 40eF
OPM-G2-1.8-5.5-2.6.01_SMIC_40_EF is an Over-voltage Protection Module for regulators in SMIC 40eF that handles direct connection of voltage regulators...
59
1.0
Over-voltage Protection Module to handle direct connection of voltage regulators to a 5V battery using standard IO devices in TSMC 40uLPeF
OPM-Angel-AR-1.9-5.5-2.6.02_TSMC_40_uLPeF is an Over-voltage Protection Module in TSMC 40uLPeF to handle direct connection of voltage regulators to a ...
60
1.0
Over-voltage Protection Module to handle Over-voltage operation (up to 5.5 V) while using standard process 3.3 V devices in TSMC 40uLP
OPM-Angel-AR-1.9-5.5-2.6.02_TSMC_40_uLP is an Over-voltage Protection Module companion for regulators in TSMC 40uLP enabling over-voltage operations w...
61
1.0
Over-voltage Protection Module to handle Over-voltage operation (up to 5.5 V) while using standard process 3.3 V devices in TSMC 55uLPeF
OPM-Angel-AR-ref-1.9-5.5.01_TSMC_55_uLPeF is an Over-voltage Protection Module companion for regulators in TSMC 55uLPeF enabling over-voltage operatio...
62
1.0
Over-voltage Protection Module to handle up to 5.5 V using standard process 3.3 V devices - High temperature (Grade 1, Tj=150°) in TSMC 40uLPeF
OPM-Angel-AR-LS-1.9-5.5-2.6.03_TSMC_40_uLPeF is an Over-voltage Protection Module companion for regulators in TSMC 40uLPeF enabling over-voltage opera...
63
0.118
Power on Reset IP, Input: 1.0V, UMC 65nm SP process
Vrr=0.67V, Vfr=0.62, input 1.0V, Core type, Power On Reset, UMC 65nm SP/RVT Low-K process....
64
0.118
Power on Reset IP, Input: 1.0V, Vrr=0.67V, Vfr=0.62V, UMC 55nm SP process
Vrr=0.67V, Vfr=0.62V, input 1.0V, Core type, Power On Reset, UMC 55nm SP/RVT Low-K process....
65
0.118
Power on Reset IP, Input: 1.0V/3.3V, UMC 90nm SP process
Vrr=2V Vfr=1.95V, input VCCK=1.0V VCC3IO=3.3V, 3.3V Power On Reset, special request by ASAL, UMC 90nm SP/RVT Low-K Logic process....
66
0.118
Power on Reset IP, Input: 1.2V, UMC 0.11um HS/AE process
Power on reset(POR) block, UMC 0.11um HS/AE (AL Advance Enhancement) Logic process....
67
0.118
Power on Reset IP, Input: 1.2V, UMC 0.13um HS/FSG process
Vrr=0.75V Vfr=0.65V, input 1.2V, Core type, Power On Reset, UMC 0.13um HS/FSG Logic process....
68
0.118
Power on Reset IP, Input: 1.2V, UMC 0.13um HS/FSG process
Vrr=0.75V Vfr=0.65V, input 1.2V, Core type, Power On Reset, UMC 0.13um HS/FSG Logic process....
69
0.118
Power on Reset IP, Input: 1.2V, UMC 0.13um HS/FSG process
Vrr=0.8V Vfr=0.65V, VCC=1.2V, Ivcc=11.7uA, Core type, Power On Reset, UMC 0.13um HS/FSG Logic process....
70
0.118
Power on Reset IP, Input: 1.2V, UMC 0.13um SP/FSG process
Vrr=0.76V Vfr=0.66V, input 1.2V, Core type, Power On Reset, UMC 0.13um SP Logic(FSG) process....
71
0.118
Power on Reset IP, Input: 1.2V, UMC 0.13um SP/FSG process
Vrr=0.76V Vfr=0.66V, input 1.2V, Core type, Power On Reset, UMC 0.13um SP Logic(FSG) process....
72
0.118
Power on Reset IP, Input: 1.2V, UMC 90nm LL process
Vrr=0.7V, Vfr=0.65V, input VCCK=1.2V, Core Type Power On Reset, UMC 90nm Logic/Mixed-Mode LL/RVT Low-K process....
73
0.118
Power on Reset IP, Input: 1.5V - 3.9V, UMC 55nm SP process
3.9~1.5V (RTC Core Cell Library operating voltage+), Rise-relax voltage (Vrr), min. 1.6V (1.6V~2.3V) Power On Reset, UMC 55nm SP/RVT Low-K Logic proce...
74
0.118
Power on Reset IP, Input: 1.5V, UMC 0.15um SP process
Vrr=1.1V Vfr=0.95V, VCC=1.5V, B-type IO., Power On Reset, UMC 0.15um SP Logic process....
75
0.118
Power on Reset IP, Input: 1.8V, UMC 0.162um Logic process
Vrr=1.2V Vfr=1.0V, input 1.8V, Core type (with Self-Test Circuit), Power On Reset, UMC 0.162um Logic process....
76
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um eFlash/G2 process
Vrr=1.2V Vfr=1.0V, input 1.8V, Core type, Power On Reset, UMC 0.18um e-Flash process....
77
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
FXPORD730HA0A 0.18um power on reset at the corner of D-type IO Vrr=1.2V Vfr=1V, Power On Reset, UMC 0.18um GII Logic process....
78
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
Vrr=1.2V Vfr=1.0V, input 1.8V, Core type, Power On Reset, UMC 0.18um GII Logic process....
79
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
Vrr=1.2V Vfr=1.0V, input 1.8V, Core type (with Self-Test Circuit), Power On Reset, UMC 0.18um GII Logic process....
80
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um G2 process
Vrr=1.2V Vfr=1.0V, input 1.8V, Core type, Power On Reset, UMC 0.18um GII Logic process....
81
0.118
Power on Reset IP, Input: 1.8V, UMC 0.18um LL process
Vrr=1.2V Vfr=1.1V, VCC=1.8V, Ivcc=12.2uA, Core type, Power On Reset, UMC 0.18um LL Logic process....
82
0.118
Power on Reset IP, Input: 2.5V - 3.3V, UMC 0.13um HS/FSG process
2.5V~3.3V POR, UMC 0.13um HS/FSG Logic process....
83
0.118
Power on Reset IP, Input: 3.3V, UMC 0.13um HS/FSG process
UMC 0.13um HS Logic process, Vrr=2.2V, without Vfr, A type IO, 3.3V Power On Reset....
84
0.118
Power on Reset IP, Input: 3.3V, UMC 0.13um HS/FSG process
0.13um HS process, 3.3V device vcc3I, Vrr=2.2V, Vfr=2V, Ivcc=13mA, Power On Reset, UMC 0.13um HS/FSG Logic process....
85
0.118
Power on Reset IP, Input: 3.3V, UMC 90nm SP process
Vrr=Vfr=2V, input VCC3IO=3.3V, 3.3V RTC Power On Reset, special request by MTD, UMC 90nm SP/RVT Low-K Logic process....
86
0.118
Power on Reset IP, UMC 0.11um HS/FSG process
Power on reset(POR) block, UMC 0.11um HS/copper Logic process....
87
0.118
Power on Reset IP, Vrr: 0.85V, Vfr: 0.75V, UMC 90nm LL process
Power On Reset (POR), UMC 90nm LL Logic process, RVT, Core type, Vrr=0.85V Vfr=0.75V....
88
0.118
Power on Reset IP, Vrr: 1.2V, Vfr: 1.0V, UMC 0.18um LL process
Vrr=1.2V, Vfr=1.1V, corner type, Power on Reset, UMC 0.18um LL process....
89
0.118
Power on Reset IP, Vrr: 1.2V, Vfr: 1.1V, UMC 0.18um LL process
Vrr=1.2V, Vfr=1.1V, corner type, Power on Reset, UMC 0.18um LL process....
90
0.0
1.16 V Bandgap voltage reference
180TSMC_BVR_01 a bandgap voltage reference produces temperature independent voltage level around 1.16V (at Bangap_Vref pin) using temperature dependen...
91
0.0
30mA Inverting Regulated Charge Pump
The inverting charge pump delivers a regulated negative output voltage at loads of up to 30mA. The device operates with inputs from 1.62V to 2V to pro...
92
0.0
50mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
LDO50MPVT28HPC is a linear regulator capable of supplying 40mA of highly regulated output current with programmable output voltages of 0.9V/1V/1.2V/1....
93
0.0
40mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
LDO40MPVU28HPC is a linear regulator capable of supplying 40mA of highly regulated output current with programmable output voltages of 0.9V/1V/1.2V/1....
94
0.0
50mA, Capless High PSRR LDO Regulator for RF and Analog Applications in TSMC 28nm
LDO50MPVU28HPC is a linear regulator capable of supplying 40mA of highly regulated output current with programmable output voltages of 0.9V/1V/1.2V/1....
95
0.0
130 to 940 MHz Power amplifier
250iHP_PA_01 is a power amplifier transmission of RF signal to the antenna. The block is based on E class power amplifier with preamplifier. Voltage r...
96
0.0
Band Gap Reference
The designated IP is a very low power, high precision band gap reference circuit intended for integration into 130nm CMOS technology System on Chips. ...
97
0.0
LDO voltage regulator
The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the imped...
98
0.0
LDO voltage regulator (output voltage 1.8 V)
The voltage regulator consists of a differential amplifier which compares reference voltage with voltage from a feedback divider. It adjusts the imped...
99
0.0
LDO voltage regulator (output voltage 2.7 V)
The regulator stabilizes the external voltage (supply voltage) and forms an output level of the specified value. Adjustment is carried out by positive...
100
0.0
LDO voltage regulator (output voltage value 1.0 V, 1.2 V, 1.5 V, 1.8 V)
The regulator stabilizes the external voltage and forms an output level of the specified value. Adjustment is carried out by negative feedback through...